

EF255373223US

APPLICATION DATA SHEET

FOR

UNITED STATES LETTERS PATENT

APPLICANT NAMES:

David J. Hathaway
Jeffrey P. Soreff
Neil R. Vanderschaaf
James D. Warnock

TITLE:

REDUCED PESSIMISM CLOCK GATING
TESTS FOR A TIMING ANALYSIS TOOL

DOCKET NO.:

BUR9-2001-0008-US1

Assignee Name:

INTERNATIONAL BUSINESS MACHINES
CORPORATION

Assignee Residence:

Armonk, NY

REDUCED PESSIMISM CLOCK GATING TESTS FOR A TIMING ANALYSIS TOOL

BACKGROUND OF THE INVENTION

Field of the Invention

5 [0001] The present invention generally relates to timing analysis tools. More particularly, the present invention relates to an improved method and system for the calculation of quantities to perform clock gating tests at gating devices during an integrated circuit design.

Description of the Related Art

10 [0002] Integrated circuit (IC) manufacturers have continuously sought to build smaller and more efficient integrated circuit chips that contain an increasing number of devices. Because the designing of IC chips is so complex, a programmed data processor is essential. The most common method of designing logic circuits for placement on IC chips is done with the use of computer systems and software that use computer-aided design (CAD) tools. Particular components that allow for an efficient design, checking and testing of very large scale integrated
15 circuits (VLSI) are referred to as logic synthesis and physical design tools.

[0003] A logic synthesis tool takes as input a functional description of a logic circuit, typically written in a language such as VHDL, and then converts it into a technology level

description. The circuits in this technology level description are then placed and the wires interconnecting them are routed by physical design tools, producing a set layout level representation that a chip foundry can use to actually build the chip. The output of the logic synthesis tool is referred to as a net list, which is actually a list of cells from a technology library and the necessary interconnections between the cells. The output of the physical design tools includes a "placement" (the assignment to each circuit in the net list of a physical location on the chip), and a "routing" (the assignment to each net in the net list a set of wire segments which implement the interconnections defined by the net), collectively referred to as the physical layout of the chip. Thus, the output of the electronic design automation system may be regarded as a template for the fabrication of the physical embodiment of the integrated circuit.

[0004] While generating the netlist and physical layout of the IC, these CAD tools must meet the timing constraints that are specified as part of the design. Timing tools, such as IBM's "EinsTimer" tool system, provide timing analysis of circuit net lists and layouts by working in conjunction with the synthesis and physical design tools. Logical and physical changes, based on this analysis, can then be implemented to achieve the desired timing constraints.

[0005] Static timing tools are used to ensure that a design implementation (net list and layout) meet imposed timing requirements. Timing correctness could be verified using delay simulation, or dynamic timing analysis, instead, in which specific waveforms are applied to the inputs of the design and resulting waveforms are produced at all points in the design. Such methods are more accurate than static timing analysis, and because of this the delays, tests, and propagations computed by static timing analysis must generally be somewhat pessimistic, meaning that they require signals to arrive earlier (through larger setup test values) or to be held

longer (through larger hold test values) than might actually be necessary for correct design operation. But complete verification through simulation requires that all possible sets of input waveforms be simulated, and the number of such sets grows exponentially with the number of design inputs, making it impossible in practice to completely verify a design. The goal of a static timing analysis method is to avoid optimism (i.e., saying that a design will operate correctly when there is some input pattern whose simulation will indicate a failure), while minimizing pessimism (i.e., requiring a signal to become stable earlier or remain stable later than would be required by the simulation of any possible input pattern. Thus one way to determine the correct setup or hold test between a pair of input signals to a gate is to simulate transitions on the input signals with a variety of different spacings (differences in arrival times), and find the minimum spacing which causes the gate to have the required output. This will be the criterion against which the invention described below is measured. In particular, a designer is often concerned with a clock signal of a synchronous digital design of an IC, which synchronizes the storage of data into storage elements such as latches or flip-flops. The data held in particular storage elements is not always required during every clock cycle, and clock gating signals can be used to turn off the clock signal to such portions of the design during selected clock cycles. This can be done for functional reasons and/or to reduce power consumption, since energy that is proportional to the capacitance of the clock net is required to cause clock transitions on the clock net. Gating the clock reduces the total capacitance being switched in any given cycle. As an example, an AND gate 140 used for clock gating is shown in FIG. 1 along with idealized clock and gate signal waveforms, which are shown in FIG. 2. In FIG. 1, the AND gate 140 outputs 120 a high signal only when the clock 100 and gate 110 signals are also at a high state. Therefore, the

output 120 would have a high signal only when both the gate 110 and clock signal 100 are high during time 200. Conversely, the output 120 would be low during the time 201 when only the clock signal was high. In this example, the gate signal 110 prevents the clock signal 100 from being output 120 during time 201. This is commonly referred to as "clock gating".

5 [0006] When clock gating is performed, it is important that the gate signal be stable during the portion of the clock cycle during which the clock is not to control the circuit in question. Thus, an AND gate disables pulses of an active-high clock, while an OR-gate disables pulses of an active-low clock. In other words, the clock gate is required to enable the entire clock pulse to pass through, or to block the entire clock pulse. If the timing of the gate signal is off, clock "clipping" (shortening of an intended clock pulse) and "glitching" (occurrence of a portion of an unintended clock pulse) can occur, as shown in FIG. 3. More specifically, because the gate the signal 110 is shifted later in time in Figure 3 when compared to Figure 2, the first clock signal 200 is shortened because the beginning portion is "clipped". To the contrary, the clock signal 201 which should not have been output (should have been non-controlling) is inadvertently output to as a "glitch".

10 [0007] This requirement on the clock gate signal is ensured through static timing analysis, in which tests are imposed between the clock and gate signals. In particular, a setup test is imposed requiring that the gate signal be stable before the clock transitions to the non-controlling state, and a hold test is imposed requiring that the gate signal be held stable until after the clock transitions to the controlling state. These tests can be performed at the inputs of the clock gate, but because the delays from the clock and gate input of the gating circuit may differ, this may not ensure proper operation. As an example, consider an AND gate, as shown in FIG. 4, wherein the

delay from the gate input to the output (Δg) 141 is larger than that from the clock input to the output (Δc) 142, as shown in FIG. 5. Here, even though the input gate signal 110 arrives to disable the clock 100 before the clock input arrives, the delay difference within the AND circuit 140 causes a glitch to occur on the output. In other words, a glitch 500 would occur on the output 120 because the clock signal 100 was so much faster than the gate signal 110, that the high clock signal 100 would arrive at the clock output 120 before the gate signal 110 had an opportunity to prevent it.

[0008] During the IC design, CAD tools are used that deal with timing constraints present throughout the circuitry. These tools provide timing analysis of circuit net lists and layouts by working in conjunction with the logic synthesis and physical design tools. "EinsTimer" is such a tool that is commercially available to provide this static timing analysis, made by International Business Machines Corporation, Armonk, NY, USA. Aspects of this tool are discussed in *IBM Technical Disclosure Bulletin*, Vol. 37, No. 9, pages 433-34 (September 1994) incorporated herein by reference. Presently used clock gating tests that are performed are between an arrival time (AT) at the gate output rather than at the gate input (i.e., between $AT_{\text{clock}} + \text{delay}_{\text{clock}}$ and $AT_{\text{gate}} + \text{delay}_{\text{gate}}$).

[0009] Signals are not ideal sharp edges, but instead have some non-zero slew time, which is the time between when the signal starts making a transition and when it finishes the transition, often measured from the time when 10% of the transition has occurred to the time when 90% of the transition has occurred. Because of this, these tests are done between the beginning of one transition and the end of the other (i.e., a setup test between $AT_{\text{clock}} + \text{delay}_{\text{clock}} - \text{Slew}_{\text{clock}}/2$ and $AT_{\text{gate}} + \text{delay}_{\text{gate}} + \text{Slew}_{\text{gate}}/2$, or a hold test between $AT_{\text{clock}} + \text{delay}_{\text{clock}} +$

105020" E76680
1076680
[0011] In view of the above, there is a need in timing analyzers, to safely relax the constraints on the input of a gate signal to the gating device. There is also a need to modify the current clock gating test mode to handle gating signal transitions which disable a clock (i.e., prevent a clock output transition) differently from gating signal transitions which enable a clock (i.e., allow a clock output transition). This method relaxes the constraints on the clock gating signal while still preventing clock "glitching" and "clipping" from occurring at the output.

SUMMARY OF THE INVENTION

[0012] In view of the foregoing and other problems, disadvantages, and drawbacks of the conventional timing analysis tools for designing an integrated circuit, the present invention has been devised, and it is an object of the present invention to provide a method and system for determining proper setup and hold times in gating devices.

[0013] To attain the object suggested above, there is provided, according to one aspect of the invention, a method for analyzing a gated clock design, wherein tests involving a disabling clock gating transition which never causes an output transition are treated differently from enabling clock gating transitions which allow output transitions to occur. Delays and slews are computed so that the arrival time computation that includes clock and gate signal delays produces arrival times and slews at the output, and tests between these arrival times prevent a glitch or clock clipping situation from occurring. The delays and slews are computed using a static timing analysis, which considers situations such as late and early arriving gating and clock signals. The invention may be used in any static timing analysis test to ensure that a first

transition on one input of a circuit prevents the propagation of a second transition on another input of the circuit.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
9145
9150
9155
9160
9165
9170
9175
9180
9185
9190
9195
9200
9205
9210
9215
9220
9225
9230
9235
9240
9245
9250
9255
9260
9265
9270
9275
9280
9285
9290
9295
9300
9305
9310
9315
9320
9325
9330
9335
9340
9345
9350
9355
9360
9365
9370
9375
9380
9385
9390
9395
9400
9405
9410
9415
9420
9425
9430
9435
9440
9445
9450
9455
9460
9465
9470
9475
9480
9485
9490
9495
9500
9505
9510
9515
9520
9525
9530
9535
9540
9545
9550
9555
9560
9565
9570
9575
9580
9585
9590
9595
9600
9605
9610
9615
9620
9625
9630
9635
9640
9645
9650
9655
9660
9665
9670
9675
9680
9685
9690
9695
9700
9705
9710
9715
9720
9725
9730
9735
9740
9745
9750
9755
9760
9765
9770
9775
9780
9785
9790
9795
9800
9805
9810
9815
9820
9825
9830
9835
9840
9845
9850
9855
9860
9865
9870
9875
9880
9885
9890
9895
9900
9905
9910
9915
9920
9925
9930
9935
9940
9945
9950
9955
9960
9965
9970
9975
9980
9985
9990
9995
10000
10005
10010
10015
10020
10025
10030
10035
10040
10045
10050
10055
10060
10065
10070
10075
10080
10085
10090
10095
10100
10105
10110
10115
10120
10125
10130
10135
10140
10145
10150
10155
10160
10165
10170
10175
10180
10185
10190
10195
10200
10205
10210
10215
10220
10225
10230
10235
10240
10245
10250
10255
10260
10265
10270
10275
10280
10285
10290
10295
10300
10305
10310
10315
10320
10325
10330
10335
10340
10345
10350
10355
10360
10365
10370
10375

propagation of the gate signal across the gating device from inappropriately predicting the outputting of a portion of a clock pulse. To increase the sensing timing of the first-type of signal, the invention assumes that there is no load on the output when computing the gate to output delay and/or identifies a beginning point of a transition of the output due to the first-type of signal as the sensing time of the first-type of signal. Such a setup test verifies that no glitch occurs on the gate output at the beginning of the clock pulse because a disabling gate signal (intended to prevent the propagation of the current clock pulse) arrives too late.

[0016a] The invention also performs a hold test between the gate input and the clock input of the gating device, in which the clock is the first input and the gate is the second input. That is, a first-type non-controlling to controlling transition on the clock input (e.g., from high to low for an AND gating) prevents a transition on the gating device output due to a subsequent controlling to non-controlling transition (e.g., from low to high for an AND gating device) on the gate input non-controlling disables a transition. By modifying the time at which the first-type signal is sensed, the invention prevents an early transition of the gate signal from inappropriately predicting the outputting of a portion of a clock pulse. The increase in the sensing timing of the first-type of signal is accomplished as for the setup test, by assuming that there is no load on the output when computing the clock to output delay and/or identifying a beginning point of a transition of the output due to the first-type of signal as the sensing time of the first-type of signal. Such a hold test verifies that no glitch occurs on the gate output at the end of the clock pulse because an enabling gate signal (intended to allow the propagation of the following clock pulse) arrives too early.

108943-07091
15020"ET4580

5 [0017] The invention is used with a timing analyzer that approves or disapproves a circuit design from a timing standpoint. Such timing analyzers may not just strictly "approve" a circuit design, but instead may rate the circuit design on a graduated scale. The invention recognizes that timing constraints can be relaxed considerably when the logic circuit should block a signal (to reduce the pessimism of the circuit design). Therefore, the invention will approve the timing performance of many more circuit designs than would be approved conventionally. Similarly, the invention will give higher ratings (on the graduate scale) than will be done conventionally for the timing performance of the same circuit designs. The invention relaxes timing rules (decreases pessimism) through a number of mechanisms, such as assuming that there is no load on the gate signal and multiplying the slew by factor K to modify the signal sensing time. The invention realizes that when the logic circuit should block the clock signal, the timing analyzer only needs to observe that the beginning edge of the gate signal transition has started, to find an acceptable timing situation. Thus, the invention recognizes that the logic device (gating device) will stop the clock signal as soon as the gate signal begins to transition to what is logically a blocking (gated) situation.

20 [0018] Further, the invention not only approves the timing of many more circuit designs than would be approved conventionally, the invention also lets the designer know that the gating signal can arrive at a later point in time, or can begin transitioning earlier in the cycle, and still be effective. This allows the designer to change the design and make other portions of the circuit more efficient knowing that the gating signal can arrive later and still perform its intended function.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment(s) of the invention with reference to the drawings, in which:

5 [0020] FIG. 1 shows an AND gate used for clock gating;

[0021] FIG. 2 shows idealized clock and gate signal waveforms of the device in FIG. 1;

[0022] FIG. 3 shows “clipping” and “glitching” of the clock signal;

[0023] FIG. 4 shows an AND gate with representative signals being propagated to an output of the gate in FIG. 3;

10 [0024] FIG. 5 shows signals Clock in, Gate and Clock out waveforms for the gate in FIG. 4 in the event that its gate to clock out delay exceeds its clock in to clock out delay;

[0025] FIGs. 6A and 6B shows waveforms for clock and gate signals which meet the “propagated” clock gating setup test used in the EinsTimer timing analysis tool in current practice and under the present invention, respectively;

15 [0026] FIG. 7 shows a block diagram of the computer system of the present invention;

[0027] FIG. 8 shows an output from a gate device that has some finite capacitance representative of an output net that is attached;

[0028] FIG. 9 shows a lightly loaded or unloaded output net attached to the gating device shown in FIG. 8;

20 [0029] FIG. 10 shows an exemplary four transistor NAND gate circuit to illustrate the methodology of the invention; and

[0030] FIG. 11 shows a histogram of the error in setup time comparing conventional methodologies with the improved methodology afforded by the invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

5 [0031] As discussed in the Background section, gating devices are commonly used to control clock signals in an IC design and must have the proper timing. Gating device cells are particularly present in designs operated upon by automated logic design tools (i.e., logic synthesis tools, physical design tools, and static timing analysis timing tools) which attempt to ensure that complex circuits meet critical timing constraints. Advanced logic synthesis and timing analysis tools such as IBM's "Placement-Driven Synthesis" (PDS) system and "EinsTimer" timing analyzer include the ability to model multiple input/ single-output blocks. The present invention operates by applying methods associated with gating cells designed with proper timing using improved automatic timing analysis methodologies that reduce circuit pessimism.

10
15 [0032] Referring now to the drawings, FIG. 7 shows a computer system of the present invention. Those skilled in the art will appreciate that the mechanisms and apparatus of the present invention apply equally to any computer system, regardless of whether the computer system is a complicated multi-user computing apparatus or a single user workstation. As shown in FIG. 7, computer system 10 comprises main or central processing unit (CPU) 14 connected to memory 12 and interface systems 16 via an interface bus 18. Although computer system 10 is

shown to contain only a single main CPU and a single system bus, it should be understood that the present invention applies equally to computer systems that have multiple CPU's and to computer systems that have multiple buses that each perform different functions in different ways.

5 **[0033]** Interface systems 16 may involve complex input/output (I/O) systems that include separate, fully programmed microprocessors or may involve simple I/O adapters to perform similar functions. Interface systems 16 may include terminal interfaces, network interfaces, mass storage interfaces, or any other known interface systems. Memory 12 includes logic synthesis, physical design, and timing tools 20, a technology library 22 (that includes a gating device), and logic circuit descriptions 24. Logic circuit descriptions 24 may be stored in any recognized format, such as VHDL, and provide the functional description and timing requirements of the desired circuit. The logic synthesis, physical design, and timing tools 20 are software programs that transform functional descriptions and timing requirements of a desired logic circuit into a net list of cells and a layout, which can be used as a blueprint to build the actual IC chip. The technology library 22 provides the logic synthesis, physical design, and timing tools with various pre-designed gating cells 26 for use in the design as well as during the building of the actual integrated circuit.

[0034] The static timing tools 20 include use of incremental timing analysis as taught in commonly owned U.S. Patent 5,508,937, which is hereby incorporated by reference. This teaching discloses an analyzer for selectively performing timing analysis on a revised electronic circuit design resulting from one or more modifications to an initial electronic circuit design having input nodes, output nodes, and active elements electrically connected there between in a

set of signal paths interconnected by a plurality of nodes. Each signal path has a timing delay associated therewith. Data is recorded representative of the modification's affect on relative timing values for a set of signals propagated through the circuit design. The recorded data includes a leftmost frontier of change in relative timing values and a rightmost frontier of change in relative timing values. Upon presentation of a specific timing analysis request, incremental timing analysis on the selected portion of the modified electronic circuit design is conducted using the recorded frontiers of change to limit the timing value analysis.

[0035] The timing tool 20 includes delays and slews that are typically computed by assuming that an input transition on a gating device 26 causes an output transition to occur. Note that, as shown in Figure 8, the output net 802 has some finite capacitance 803 that must be charged or discharged when the output transition occurs. Such a configuration is shown in FIG. 8 where the logical AND circuit is shown as item 800 having a clock input 801 which transitions from low to high. These delays and slews 805 may be much longer than they would be for a lightly loaded or unloaded output net 804 attached to the gating device 800 having an output capacitance as shown in FIG. 9. Additionally, if the clock gate timing is correct (i.e., no "clipping" or "glitching" occurs), the transition of the gate input signal to the controlling state never actually causes a transition on the gate output. Instead, during a disabling transition edge event, the gate input signal transition only blocks the propagation of the clock signal transition, holding the output at its previous value. When an opposite transition edge occurs, the gate input signal releases the block, thus allowing an output to follow the clock input signal. Similarly, during a cycle in which a clock pulse has been suppressed, if the clock gate timing is correct, the

trailing clock transition will not cause a transition on the gate output, as the gate signal will continue to hold the clock "off".

[0036] The invention uses these operational states to modify the current propagated clock gating test mode, as currently provided by the EinsTimer timing analyzer tool 20, to safely relax the constraints between the clock and gate inputs of the gating device 26.

[0038] In most applications, it is imperative that the gating signal does nothing to create a clock pulse on the output that is degraded from the original. The standard technique of handling this is to calculate setup times for the gate to the leading edge of the clock pulse and hold times for the gate to the trailing edge of the same clock pulse. Satisfaction of these tests ensures proper operation of the circuitry that is included and affected by the clock gate. Thus, the invention addresses how these setup time and hold time numbers are determined for an IC design.

[0039] In particular, the invention concerns the computation of tests which reduce pessimism of the clock gating (i.e., setup tests which allow the clock gating signal to become stable later, and hold tests which allow the gating signal to become unstable earlier than they would otherwise be in pessimistic analysis) for the types of signal transitions that are known to inhibit a transition on the output.

[0040] More specifically, for an AND clock gate controlling an active-high clock, the setup test between the falling gate input and the rising clock input ensures that an output transition does not occur (that a glitch does not occur at the beginning of the clock pulse), and thus is treated specially. In other words, the invention checks the clock and gate signal states under which an active clock signal (e.g., a high clock signal for an AND clock gate) should be

the actual load. Because delay and slew increase with load, the effect is to delay the late mode sense time, allowing the late mode signal to arrive later and/or the early mode signal to arrive earlier than would be allowed without the modification., This modification is valid because, for any input transition which does not cause an output transition, the logic gate does not "see" loading on its output, so computing the gate's delay is determined as if the gate were unloaded and is physically valid. The late mode disabling gate-to-output transition is the gate signal transition used in the setup test with the leading edge of the clock pulse to prevent clock glitching at the beginning of the clock pulse.

[0042] Similarly, this embodiment computes the late mode arrival time and slew at the gate output due to a disabling clock input transition (i.e., a trailing clock edge) assuming zero output load on the clock gating circuit. Once again, one goal of the invention is to reduce pessimism (decrease timing delays) and, in this instance, by assuming a zero output load, the clock-to-output delay is decreased. This value is compared in a hold test against the early mode arrival time arrival time at the gate output due to the enabling gate input transition, computed using the actual output load for the clock gating device to prevent glitching at the end of the clock pulse. For example, for an AND clock gate controlling an active-high clock, the setup test between the falling gate input and the rising clock input would use a gate-to-output delay computed assuming zero output load, and the hold test between the rising gate input and the falling clock output would use a clock-to-output delay computed assuming zero output load. In each case the input from which the delay is computed with zero output load is the one required to switch first and is the one whose transition prevents an output transition from occurring. Since these tests are applied to ensure that the output never actually makes a transition, this will still be

slightly conservative, in that it assumes for each of the modified late mode transitions that the internal parasitic capacitance of the gate output is initially high (assuming an AND-gate, and thus a low-going clock disabling transition) and must be discharged. In IC use, the entire downstream gated clock net, including internal parasitics of the driving gate, is initially low and remains low.

5 **[0043]** The invention determines the setup time by calculating a late mode disabling gate-to-output delay and slew wherein the late mode assumes a zero-output load on the gating device and determines a hold time by calculating a late mode trailing clock-to-output transition and slew assuming zero-output load on the gating device.

10 **[0044]** As discussed above, conventional systems use $AT_{gate} + delay_{gate} + Slew_{gate}/2$ for the late mode controlling transition of the gate input in the setup time test with the leading (non-controlling) edge of the clock pulse to prevent clock glitching at the beginning of the clock pulse. In a second embodiment, the invention instead uses a computation of: $AT_{gate} + delay_{gate} - K * Slew_{gate}$, where $0 < K$. Similarly, instead of using $AT_{clock} + delay_{clock} + Slew_{clock}/2$ for the late mode controlling (trailing) clock edge used in the hold test with the enabling clock gate signal transition to prevent clock "glitching" at the end of the clock pulse, the invention uses a computation of $AT_{clock} + delay_{clock} - K * Slew_{clock}$. In both cases the delays and slews may be computed assuming the actual loading at the gate output, or assuming zero load as in the first embodiment. One can also apply the method of this embodiment in a non-propagated mode, with a setup test comparing $AT_{clock} - Slew_{clock}/2$ with $AT_{gate} - K * Slew_{gate}$ and a hold test comparing

15
20 $AT_{clock} - K * Slew_{clock}$ with $AT_{gate} - Slew_{gate}/2$. Combinations of these are also possible, for example, if the gate is a simple one-stage circuit it might be assumed that the output is held as soon as a controlling input passes some specified level, thus using a setup test comparing AT_{clock}

+ delay_{clock} - Slew_{clock}/2 with AT_{gate} - K*Slew_{gate} and a hold test comparing AT_{clock} - K*Slew_{clock} with AT_{gate} + delay_{gate} - Slew_{gate}/2.

5 [0045] Thus, the invention again reduces pessimism by reducing the delay calculation within a circuit by reducing the slew (e.g. utilizing factor K). The delay savings can be seen when comparing Figures 6A and 6B. As discussed above, Figure 6A shows a fairly pessimistic situation wherein the midpoint 601 in the slew of the gate signal 110 must occur substantially before the midpoint 600 in the slew of the clock signal 100. The difference between the leading edge of the gate signal 110 and the leading edge of the clock signal 100 is shown as time period 605. To the contrary, as shown in Figure 6B, by utilizing a sensing point that is well in front of the midpoint 600, 601 (utilizing factor K, assuming no load, etc.), the invention is able to reduce the difference between the leading edge of the gate signal 110 and the leading edge of the clock signal 100 to a much smaller time 606. In other words, the invention is much less pessimistic and utilizes factor K to observe when the gate signal just begins its transition. Then, the invention is able to allow this sense point to occur just before when the clock signal begins its transition, as shown in Figure 6B. In doing so, the invention reduces timing delay requirements dramatically.

20 [0046] As mentioned above, the invention is used with a timing analyzer that approves or disapproves a circuit design from a timing standpoint. Such timing analyzers may not just strictly "approve" a circuit design, but instead may rate the circuit design on a graduated scale. The invention recognizes that timing constraints can be relaxed considerably when the logic circuit should block a signal (to reduce the pessimism of the circuit design). Therefore, the invention will approve the timing performance of many more circuit designs than would be

may be added to all setup and/or hold test values to provide extra tolerance for variation within the circuit.

5 [0054] Although this invention has been described in terms of clock gating, the same approach may be used in any case in which a static timing analysis test is used to ensure that a first transition on one input of a circuit prevents the propagation of second transition on another input of the circuit. In such cases, the modifications described above are applied to the late mode value of the first transition, which prevents the early mode value of the second transition from propagating.

10 [0055] While the invention has been described in terms of its use during static timing analysis, it could also be used during a delay abstraction process, as described in U.S. Patent 5,535,145, in which a simplified delay model is created for a portion of a design, for subsequent use in the static timing analysis of the entire design. In this application, for the first embodiment of the present invention, one must compute and include in the generated abstraction zero-load delays rather than normally loaded delays for all gate input to output paths which are always expected to be involved in a transition-disabling clock gating test. For those gate input to output paths for which it is not known at the time the abstraction process is performed whether or not the path will be used only for transition-disabling clock gating tests, both zero-load and normally loaded delays must be included in the abstraction, and the gate output must be retained as a node in the abstraction. For the second embodiment of the present invention, one must compute internal setup tests included in the abstraction according to the second embodiment for all gate input to output paths which are always expected to be involved in a transition-disabling clock gating test. For those gate input to output paths for which it is not known at the time the

20

1009-0701-0001

5

abstraction process is performed whether or not the path will be used only for transition-disabling clock gating tests, the gate output must be retained as a node in the abstraction. For the third embodiment and for the variation of the second embodiment in which tests are performed between the input pins rather than the output pins, the inputs of any gate which may be used for transition-disabling clock gating tests must be retained as nodes in the abstraction.

20

[0056] The invention is used with a timing analyzer that approves or disapproves a circuit design from a timing standpoint. Such timing analyzers may not just strictly "approve" a circuit design, but instead may rate the circuit design on a graduated scale. The invention recognizes that timing constraints can be relaxed considerably when the logic circuit should block a signal (to reduce the pessimism of the circuit design). Therefore, the invention will approve the timing performance of many more circuit designs than would be approved conventionally. Similarly, the invention will give higher ratings (on the graduate scale) than will be done conventionally for the timing performance of the same circuit designs. The invention relaxes timing rules (decreases pessimism) through a number of mechanisms, such as assuming that there is no load on the gate signal and multiplying the slew by factor K to modify the signal sensing time. The invention realizes that when the logic circuit should block the clock signal, the timing analyzer only needs to observe that the beginning edge of the gate signal transition has started, to find an acceptable timing situation. Thus, the invention recognizes that the logic device (gating device) will stop the clock signal as soon as the gate signal begins to transition to what is logically a blocking (gated) situation.

[0057] Further, the invention not only approves the timing of many more circuit designs than would be approved conventionally, the invention also lets the designer know that the gating

signal can arrive at a later point in time and still be effective. This allows the designer to change the design and make other portions of the circuit more efficient knowing that the gating signal can arrive later and still perform its intended function.

[0058] While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

5

TOP SECRET